? semiconductor components industries, llc, 2007 may, 2007 - rev. 1 1 publication order number: ncp360/d ncp360 usb positive overvoltage protection controller with internal pmos fet and status flag ncp360 is able to disconnect the systems from its output pin in case wrong vbus operating conditions is detected. the system is positive over-voltage protected up to +20v. thanks to this device using internal pmos fet, no external device is necessary, reducing the system cost and the pcb area of the application board. ncp360 is able to instantaneously disconnect the output from the input if the input voltage exceeds the overvoltage threshold (ovlo). ncp360 provides a negative going flag (flag ) output, which alerts the system that a fault has occurred. in addition, the device has esd-protected input (15kv air) when bypassed with a 1 f or larger capacitor. features ? very fast protection, up to 20v, with 25 a current consumption ? on-chip pmos transistor ? overvoltage lockout (ovlo) ? undervoltage lockout (uvlo) ? alert flag output ? en enable pin ? thermal shutdown ? compliance to iec61000-4-2 (level 4) 8kv (contact) 15kv (air) ? esd ratings: machine model = b esd ratings: human body model = 3 ? 6 lead udfn 2x2 mm package ? 5 lead tsop 3x3 mm package ? these are pb-free devices applications ? usb devices ? mobile phones ? peripheral ? personal digital applications ? mp3 players udfn6 tbd suffix case 517ab device package shipping ? ordering information NCP360MUTBG 3000/t ape & reel http://onsemi.com marking diagrams q udfn6 (pb-free) zd m 1 1 5 1 syaayw a = assembly location y = year w = work week = pb-free package tsop-5 tbd suffix case 483 ncp360mutxg 10000/t ape & reel udfn6 (pb-free) m = date code (note: microdot may be in either location) ?for information on tape and reel specifications, including part orientation and tape sizes, please refer to our tape and reel packaging specification brochure, brd801 1/d. ncp360snt1g 3000/t ape & reel tsop-5 (pb-free) ncp360snt3g 10000/t ape & reel tsop-5 (pb-free)
ncp360 http://onsemi.com 2 pin connections in gnd flag en out out 1 2 3 6 5 4 in gnd en out flag 1 2 3 5 4 tsop-5 udfn6 pad1 (top views) pin function description udfn6 package) pin no. name type description 1 en input enable pin. the device enters in shutdown mode when this pin is tied to a high level. in this case the output is disconnected from the input. to allow normal functionality, the en pin shall be connected to gnd to a pull down or to a i/o pin. this pin does not have an impact on the fault detection. 2 gnd power ground 3 in power input voltage pin. this pin is connected to the vbus. a 1 f low esr ceramic capacitor, or larger, must be connected between this pin and gnd. 4, 5 out output output voltage pin. the output is disconnected from the vbus power supply when the input voltage is above ovlo threshold or below uvlo threshold. a 1 f capacitor must be connected to these pins. the two out pins must be hardwired to common supply. 6 flag output fault indication pin. this pin allows an external system to detect a fault on vbus pin. the flag pin goes low when input voltage exceeds ovlo threshold. since the flag pin is open drain functionality, an external pull up resistor to v cc must be added. - pad1 power exposed pad. can be connected to gnd or isolated plane. must be used to thermal dissipation. pin function description (tsop-5 package) pin no. name type description 1 in power input voltage pin. this pin is connected to the vbus. a 1 f low esr ceramic capacitor, or larger, must be connected between this pin and gnd. 2 gnd power ground 3 en input enable pin. the device enters in shutdown mode when this pin is tied to a high level. in this case the output is disconnected from the input. to allow normal functionality, the en pin shall be connected to gnd to a pull down or to a i/o pin. this pin does not have an impact on the fault detection. 4 flag output fault indication pin. this pin allows an external system to detect a fault on vbus pin. the flag pin goes low when input voltage exceeds ovlo threshold. since the flag pin is open drain functionality, an external pull up resistor to v cc must be added. 5 out output output voltage pin. the output is disconnected from the vbus power supply when the input voltage is above ovlo threshold or below uvlo threshold. a 1 f capacitor must be connected to this pin.
ncp360 http://onsemi.com 3 figure 1. typical application circuit (udfn pinout) input flag r1 1m c1 1 f 25 v x5r 0603 output 1 2 j2 flag_state flag power in gnd out ncp360 flag c2 out 34 5 6 1 2 en 1 f 25 v x5r 0603 figure 2. functional block diagram input ldo v ref uvlo ovlo soft start output flagv (2 out pins in udfn package) thermal shutdown en
ncp360 http://onsemi.com 4 maximum ratings rating symbol value unit minimum v oltage (in to gnd) vmin in -0.3 v minimum v oltage (all others to gnd) vmin -0.3 v maximum voltage (in to gnd) vmax in 21 v maximum voltage (all others to gnd) vmax 7.0 v maximum current from vin to vout (pmos) imax 600 ma thermal resistance, junction-to-air (note 1) tsop-5 udfn r ja 305 260 c/w operating ambient temperature range t a -40 to +85 c storage temperature range t stg -65 to +150 c junction operating temperature t j 150 c esd withstand v oltage (iec 61000-4-2) human body model (hbm), model = 2 (note 2) machine model (mm) model = b (note 3) vesd 15 air, 8.0 contact 2000 200 kv v v moisture sensitivity msl level 1 - stresses exceeding maximum ratings may damage the device. maximum ratings are stress ratings only. functional operation above t he recommended operating conditions is not implied. extended exposure to stresses above the recommended operating conditions may af fect device reliability. 1. r ja is highly dependent on the pcb heat sink area (connected to pad1, udfn). see pcb recommendations. 2. human body model, 100 pf discharged through a 1.5 k resistor following specification jesd22/a114. 3. machine model, 200 pf discharged through all pins following specification jesd22/a115. 4. compliant with jedec latch-up t est, up to maximum voltage range. electrical characteristics (min/max limits values (-40 c < t a < +85 c) and v in = +5.0 v. typical values are t a = +25 c, unless otherwise noted.) characteristic symbol conditions min typ max unit input voltage range v in 1.2 20 v undervoltage lockout threshold uvlo v in falls down uvlo threshold 2.85 3.0 3.15 v uvervoltage lockout hysteresis uvlo hyst 50 70 90 mv overvoltage lockout threshold ovlo v in rises up ovlo threshold 5.43 5.675 5.9 v overvoltage lockout hysteresis ovlo hyst 50 100 125 mv v in versus v out dopout v drop v in = 5 v, i charge = 500 ma 105 200 mv supply quiescent current idd no load, v in = 5.25 v 24 35 a ovlo supply current idd uvlo v in = 7 v 50 85 a output off state current i std v in = 5.25 v, en = 1.2 v 26 37 a flag output low voltage vol flag v in > ovlo, sink 1 ma on flag pin 400 mv flag leakage current flag leak flag level = 5 v 5.0 na en voltage high v ih v in from 3.3 v to 5.25 v 1.2 v en voltage low v ol v in from 3.3 v to 5.25 v 0.4 v en leakage current en leak en = 5.5 v or gnd 170 na timings start up delay t on from v in > uvlo to v out = 0.8xv in , see fig 3 4.0 15 ms flag going up delay t start from v in > uvlo to flag = 1.2 v, see fig 3 3.0 s output turn off time t off from v in > ovlo to v out 0.3 v, see fig 4 v in increasing from 5 v to 8 v at 1v/ s. no output capacitor. 0.8 1.5 s alert delay t stop from v in > ovlo to flag 0.4 v, see fig 4 v in increasing from 5 v to 8 v at 3v/ s 1.0 2.0 s disable time t dis from en 0.4 to 1.2v to v out 0.3 v, see fig 5 v in = 4.75 v. no output capacitor. 2.0 s thermal shutdown t emperature t sd 150 c thermal shutdown hysteresis t sdhyst 30 c note: thermal shutdown parameter has been fully characterized and guaranteed by design.
ncp360 http://onsemi.com 5 1.2 v flag v out v in uvlo t start 0.8 v in t on ovlo or v in < uvlo conditions figure 7. voltage detection in out uvlo < v in < ovlo conditions figure 8.
ncp360 http://onsemi.com 6 typical operating characteristics figure 9. startup v in = ch1, v out = ch3 figure 10. flag going up delay v out = ch3, flag = ch2 figure 11. output turn off time v in = ch1, v out = ch2 figure 12. alert delay v out = ch1, flag = ch3 figure 13. disable time en = ch1, v out = ch2, flag = ch3 figure 14. thermal shutdown v in = ch1, v out = ch2, flag = ch3
ncp360 http://onsemi.com 7 typical operating characteristics figure 15. direct output short circuit figure 16. r ds(on) vs. temperature (load = 500 ma) figure 17. supply quiescent current vs. v in 300 0 -50 50 100 150 r ds(on) (m ) temperature ( c) 250 200 150 100 50 0 v in = 3.6 v 450 v in = 5 v 120 135791113 i q , supply quiescent current ( a) v in , input voltage (v) 100 80 60 40 20 0 -40 c 140 350 400 160 180 15 17 19 21 125 c 25 c
ncp360 http://onsemi.com 8 in operation ncp360 provides overvoltage protection for positive voltage, up to 20v. a pmos fet protects the systems (i.e.: vbus) connected on the v out pin, against positive over-voltage. the output follows the vbus level until ovlo threshold is overtaken. undervoltage lockout (uvlo) to ensure proper operation under any conditions, the device has a built-in undervoltage lock out (uvlo) circuit. during v in positive going slope, the output remains disconnected from input until v in voltage is above 3.2v nominal. the flagv output is pulled to low as long as v in does not reach uvlo threshold. this circuit has a 50mv hysteresis to provide noise immunity to transient condition. figure 18. output characteristic vs. v in v in (v) 20 v ovlo uvlo 0 v out ovlo uvlo 0 overvoltage lockout (ovlo) to protect connected systems on v out pin from overvoltage, the device has a built-in overvoltage lock out (ovlo) circuit. during overvoltage condition, the output remains disabled until the input voltage exceeds ovlo - hysteresis. flag output is tied to low until v in is higher than ovlo. this circuit has a 100mv hysteresis to provide noise immunity to transient conditions . flag output ncp360 provides a flag output, which alerts external systems that a fault has occurred. this pin is tied to low as soon the ovlo threshold is exceeded when v in level recovers normal condition, flag is held high. the pin is an open drain output, thus a pull up resistor (typically 1 m - minimum 10 k ) must be provided to v battery . flag pin is an open drain output. en input to enable normal operation, the en pin shall be forced to low or connected to ground. a high level on the pin disconnects out pin from in pin. en does not overdrive an ovlo or uvlo fault. internal pmos fet ncp360 includes an internal pmos fet to protect the systems, connected on out pin, from positive overvoltage. regarding electrical characteristics, the r dson , during normal operation, will create low losses on v out pin, characterized by v in versus v out dropout. (see figure 16). esd tests ncp360 fully support the iec61000-4-2, level 4 (input pin, 1 f mounted on board). that means, in air condition, v in has a 15kv esd protected input. in contact condition, v in has 8kv esd protected input. please refer to fig 19 to see the iec 61000-4-2 electrostatic discharge waveform. figure 19. pcb recommendations the ncp360 integrates a 500 ma rated pmos fet, and the pcb rules must be respected to properly evacuate the heat out of the silicon. the udfn p ad1 must be connected to ground plane to increase the heat transfer if necessary from an application standpoint. of course, in any case, this pad shall be not connected to any other potential.
ncp360 http://onsemi.com 9 package dimensions udfn6 2x2, 0.65p case 517ab-01 issue b *for additional information on our pb-free strategy and soldering details, please download the on semiconductor soldering and mounting t echniques reference manual, solderrm/d. soldering footprint* 0.47 0.40 0.65 1.70 2.30 1 dimensions: millimeters 6x 0.95 pitch 6x notes: 1. dimensioning and tolerancing per asme y14.5m, 1994. 2. controlling dimension: millimeters. 3. coplanarity applies to the exposed pad as well as the terminals. c a seating plane d b e 0.10 c a3 a a1 2x 2x 0.10 c dim a min max millimeters 0.45 0.55 a1 0.00 0.05 a3 0.127 ref b 0.25 0.35 d 2.00 bsc d2 1.50 1.70 0.80 1.00 e 2.00 bsc e2 e 0.65 bsc k 0.25 0.35 l pin one reference 0.08 c 0.10 c 6x a 0.10 c l e e2 b b 3 6 6x 1 k 4 6x 6x 0.05 c 4x d2 bottom view 0.20 ---
ncp360 http://onsemi.com 10 package dimensions tsop-5 case 483-02 issue g notes: 1. dimensioning and tolerancing per asme y14.5m, 1994. 2. controlling dimension: millimeters. 3. maximum lead thickness includes lead finish thickness. minimum lead thickness is the minimum thickness of base material. 4. dimensions a and b do not include mold flash, protrusions, or gate burrs. 5. optional construction: an additional trimmed lead is allowed in this location. trimmed lead not to extend more than 0.2 from body. dim min max millimeters a 3.00 bsc b 1.50 bsc c 0.90 1.10 d 0.25 0.50 g 0.95 bsc h 0.01 0.10 j 0.10 0.26 k 0.20 0.60 l 1.25 1.55 m 0 10 s 2.50 3.00 123 54 s a g l b d h c j 0.7 0.028 1.0 0.039 mm inches scale 10:1 0.95 0.037 2.4 0.094 1.9 0.074 *for additional information on our pb-free strategy and soldering details, please download the on semiconductor soldering and mounting t echniques reference manual, solderrm/d. soldering footprint* 0.20 5x c ab t 0.10 2x 2x t 0.20 note 5 t seating plane 0.05 k m detail z detail z on semiconductor and are registered trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to mak e changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for an y particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, in cluding without limitation special, consequential or incidental damages. typical parameters which may be provided in scillc data sheets and/or specifications can and do vary in different a pplications and actual performance may vary over time. all operating parameters, including typicals must be validated for each customer application by customer's technical e xperts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the scillc prod uct could create a situation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indem nify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney f ees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that scillc was neglig ent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. this literature is subject to all applicable copyright laws and is not for resale in any manner. publication ordering information n. american technical support : 800-282-9855 toll free ?usa/canada europe, middle east and africa technical support: ?phone: 421 33 790 2910 japan customer focus center ?phone: 81-3-5773-3850 ncp360/d literature fulfillment : ?literature distribution center for on semiconductor ?p.o. box 5163, denver, colorado 80217 usa ? phone : 303-675-2175 or 800-344-3860 toll free usa/canada ? fax : 303-675-2176 or 800-344-3867 toll free usa/canada ? email : orderlit@onsemi.com on semiconductor website : www.onsemi.com order literature : http://www.onsemi.com/orderlit for additional information, please contact your loc a sales representative
|
